CPL Load analysis

Discussion in 'General Electronics Discussion' started by Anmol S, Aug 22, 2017.

  1. Anmol S

    Anmol S

    Joined:
    Aug 22, 2017
    Messages:
    1
    Likes Received:
    0
    I wanted to understand the effect of CPL on a Power supply component like SMPS or LDO (May be to cascade the them and load CPL at end),for that I wanted to model CPL to analyse small signal stability ,can you give me suggestion regarding modelling .This will be very helpful.I have TINA TI SPICE

    I want to do stability analysis of buck CPL load system and hence to determine their close loop performance.& stabilityt then I need to design controller for this
     
    Anmol S, Aug 22, 2017
    #1
    1. Advertisements

  2. Anmol S

    kellys_eye

    Joined:
    Jun 25, 2010
    Messages:
    3,270
    Likes Received:
    858
    Location:
    West Coast, Scotland
    Much as modern active load circuitry I suppose....

    MOSFET load (power dissipation) device(s) with source current sense resistor generating feedback signal to comparator with set-point voltage (load) determination. You could chuck in temperature compensation if necessary.
     
    kellys_eye, Aug 22, 2017
    #2
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.