Connect with us

verilog code

Discussion in 'Microcontrollers, Programming and IoT' started by sidra anam, Aug 31, 2015.

Scroll to continue with content
  1. sidra anam

    sidra anam

    Aug 31, 2015
    I wANT To call a different submodule and provide a clock to them but i cant do that inside an always block so what is the correct style of wriring a code
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day