Connect with us

The phase noise of the MCU generated signals

Discussion in 'Electronic Design' started by Vladimir Vassilevsky, Feb 2, 2009.

  1. Hello All,

    Sometimes it would be handy to use MCU timer outputs as clock sources.
    However I haven't seen any information regarding the phase noise of the
    MCU generated clocks. Assuming the input clock signal is ideal, what
    level of the phase noise can we expect from an MCU timer generated
    signals? Would the result be different for the MCUs with or without the
    internal PLL? Could we assume that the phase noise equals to the
    internal noise divided by the slew rate? Then what is the ballpark of
    the internal noise?

    I guess the same considerations apply to the FPGA generated clocks as well.


    Vladimir Vassilevsky
    DSP and Mixed Signal Design Consultant
    http://www.abvolt.com
     
  2. Joerg

    Joerg Guest

    Ok, you've got the HW pointers already now. Be careful with the source
    itself. Often uCs use what marketeers call digital frequency loop or
    similar. In order to generate the more odd ratios they skip a cycle once
    in a while. That can make for nasty surprises when this comes out of the
    timer. So employing the typical watch crystal -> high frequency method
    may not work for you.
     
  3. MooseFET

    MooseFET Guest

    The noise inside the chip of the SiLabs F120 appears to be about 2.5V/
    2000. I base this on the performance of their internal 12 bit ADC.
    I's bet that the actual number varies all over the place from location
    to location inside the chip.

    Do you consider systematic variations to be part of the "jitter" of
    the PLL. If you run the F120 on a 22MHz crystal than then multiply up
    to 88MHz in the PLL, I'd bet there would be a fairly obvious 4 cycle
    long pattern in the noise of the 88MHz

    In the FPGA case, you can make sure that the output is synced up to
    the clock before going to a pin. In some MCU designs, the counter
    signal will go through a lot of logic on the way to the actual pin.
    At each stage more noise gets added in.
     
  4. Joerg

    Joerg Guest

    And, especially when working on chips with bipolar structures in there,
    turn off the cell phone :)
     
  5. Guest

    the xilinx fpgas are delay locked loop so it will jump between
    discrete
    step of 50ps?

    looking at all the talk about sso in fpgas I'm guessing that supply
    noise and
    other activity on outputs could have a lot of effect on jitter

    -Lasse
     
  6. On the BlackFin DSP, the jitter of the timer generated signals appears
    to be about 150...200ps rms (measured). This is without any activity on
    the bus or I/O; the power supplies and the layout are OK. The jitter is
    clearly correlated with the internal activities of the DSP.

    BTW, I recall the old book on the synthesizers where they claimed that
    the ordinary 74xx gates are quite low noise: something like
    -140...150dbc. The schmidt gates are noisier then the simple gates. But
    the main rule is never run unrelated frequencies through one logic IC:
    there will be the intermodulation products with the levels -40...-60dB
    all the way.


    Vladimir Vassilevsky
    DSP and Mixed Signal Design Consultant
    http://www.abvolt.com
     
  7. MooseFET

    MooseFET Guest

    When you use divider chipss, the LSB has low timing jitter but all of
    the higher ones are modulated by the lower bits.

    74HCxx chips can be very low noise if you keep the supplies quiet.
    Grouping together chips that contain signals that won't mess with each
    other and then providing local regulation of the supplies of the
    groups worked very well to keep the noise low. The surface mount
    little regulators don't need heat sinking so it doesn't add much to
    the size of the PCB.
     
  8. Joerg

    Joerg Guest


    Oh yeah. We used those extensively for stuff like driving the LO side of
    mixers is very noise-critical Doppler receivers in the late 80's.


    No LDO in this here office. I do not trust them unless I roll my own.

    A "capacitor multiplier" (follower with cap from base to GND and
    resistor to incoming VCC) usually suffices.
     
  9. krw

    krw Guest

    Right, the Xilinx DCMs use DLLs to do everything.
    They'd better be. ;-)
     
  10. MooseFET

    MooseFET Guest

    I assume you mean:
    FZT2222 or equi.
    --+----------- -----------
    ! \ /e
    ! -----
    ! !
    ---/\/\------+
    !
    ---
    ---
    !
    GND

    The down side is that the voltage out depends on temperature.

    The good old LM7805 type regulators can be had in surface mount. If
    you give them about 3V of head room they have good power supply
    rejection.


    In both the LM7805 and the 2n2222 like cases, I have found that an
    impedance in the incoming power line still helps. An RF bead will eat
    any RF that is trying to come down the path. Harmonics of your other
    switching signals can be trouble makers.

    BTW: You will notice if you search what I said carefully that the term
    LDO doesn't appear. I find them to be dreadful also. The fact that
    they require that their load appear slightly resistive over a band of
    frequencies is sloppy design in my opinion.
     
  11. Joerg

    Joerg Guest

    Yes, but so does the chip timing itself because that'll heat up, too. In
    most of my designs things are paired, quad'ed or otherwise matched up
    anyhow. Other times it's servoed. This takes temperature out of the
    equation. But none of those tricks can get rid of phase noise once it's
    in there. So the supplies have to be squeaky clean.

    And very nice de-icing behavior :)

    Yes. Or a small resistor.

    That's what the above is for ;-)

    Unless you roll your own. Seen too much grief with LDO chips. Way too
    much, all the way up to uncovering non-documented behavior. When you
    hear a team of engineers at a major semiconductor mfg shuffle tons of
    paper at the other end of the phone line and then one of them exclaims
    "Oh dang!" then the end of the rope is near.
     
  12. MooseFET

    MooseFET Guest

    [... supply voltage and phase noise ....]
    In one example designed by someone I work with, the timing wasn't
    servoed but it was measured as part of a continuous self calibration.
    The product was mostly a period measurement. Every second pulse
    through the important path was a calibration one. The circuit turned
    a fraction of a clock cycle into an analog voltage that went to an
    ADC. The calibration pulses checked the two ends of the span of the
    ADC so that it could be kept as 4096 meant a full cycle.
    The current isn't usually all that much in the parts where the phase
    noise really matters. The display and the RS-232 and the network and
    all that other stuff can be run on a switcher that uses hit and miss
    regulation with a chattering relay.
    Yes but that doesn't look nearly as scientific. Part of the job is to
    keep the masses mystified :>
    A double yes.
    In the roll your own, you are free to not make it need a resistive
    load and I assume this is what you do. You can also fly the control
    circuit at the same AC voltage as the power input to do a feed
    forwards.


    ----+--------+-------- ----------------+-----
    ! ! e\ / !
    --- ! ----- !
    --- ! ! !
    ! --------------------------- !
    ! ! Vcc Control circuit +!-----
    +------! Gnd with remote -!-----
    ! ! sense ! !
    / --------------------------- !
    \ !
    / !
    ! !
    ---+--------------------------------------+-----

    If the control circuit doesn't make a lag over about 45 degrees, the
    load can be a pure capacitance without trouble. I usually would put a
    small resistor in series with the emitter or source of the pass
    device. This way, the gm of that section is better known.

    I had a phone call like that with someone at Linear a while back on a
    switcher chip. The LT1246 switcher has a bug. If you pull the Vc pin
    all the way to ground, the output can do random stuff. It adds a
    diode to the design to prevent this. Kludging the diode in on the
    prototype fixed the problem. The guy at Linear assured me that they
    would fix the datasheet. I haven't checked that they did.
     
  13. Joerg

    Joerg Guest

    Do you sprinkle some pixie dust on the epoxy for the smaller parts?
     
  14. Joerg

    Joerg Guest

    The 3300 is ok in price but 50mA is a bit wimpy. The 3330 is too pricey
    for most of my apps (but not for all of them).

    The LM833 style reminds me of a consulting job way back when. Noise, the
    usual. Caused by some RAM bank power surges and, like most of the time,
    I was called in after the fact. Layouts all done, no chance to do any
    serious filtering. Luckily they had placed small current sense resistors
    so technicians could measure the current intakes. Plus, yeehaw, a few
    free bus connector pins. So I current-sensed the nasty stuff and fed it
    back into the backplane inverted. Loop stability wasn't exactly trivial
    though because some of it migrated into the offending board rail again.
    When presenting all that at the afternoon meeting the reaction was utter
    disgust. "Yikes, that's ugly! I don't think it'll work." ... "Ahm, I
    reworked it into one system, check it out." ... They did. Noise gone.
    That cinched it.
     
  15. MooseFET

    MooseFET Guest

    I have seen lots of bad or marginal ideas from Wenzel. If you are
    going to add transistors and losses in the name of improving PSRR, you
    are likely to do a lot better cleaning up the input to the LM78XX than
    cleaning up the output.

    --------
    --+------ ------+-----! LM78XX !----+---
    ! \ / e ! -------- !
    ! ----- === ! ===
    ! ! ! ! !
    -/\/\---+----!!--+--GND---- GND

    For low frequency stuff, you can use the LM78XX as the pass element
    and wiggle its ground wire a bit to remove any low frequency AC at the
    load. If you keep the corner frequency of the loop enclosing the
    LM78XX below about 100KHz, you can ignore its phase shift.
     
  16. MooseFET

    MooseFET Guest

    The more bypass on the output of the regulator, the lower the gain
    crossover of the loop needs to be. On the other hand, the bypassing
    also lowers the frequency above which the capacitors eat up all the
    noise.
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-