Connect with us

PLL synthesizer: Influence frequency resolution on loop bandwidth

Discussion in 'General Electronics Discussion' started by Foxbox, Aug 9, 2013.

Scroll to continue with content
  1. Foxbox

    Foxbox

    1
    0
    Aug 9, 2013
    Hi all,

    considering a PLL synthesizer like here:
    [​IMG]

    When you want a high frequency resolution, you choose R high. According to my notes taken during class, increasing R requires decreasing the bandwidth of the loop filter. I also noted this is because of "divider delay"...

    It's a long time ago and I have really no idea where this comes from.

    Could you give me some pointers?

    thanks in advance,
    Foxbox
     
  2. duke37

    duke37

    5,364
    772
    Jan 9, 2011
    Not my area but this will not stop me!

    R gives the reference frequency and I do not see that it matters where this comes from.

    N is in the loop and so any delay here will be important.
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-