Connect with us

PLL basics question

Discussion in 'Electronic Basics' started by ralph sansbury, Sep 12, 2003.

Scroll to continue with content
  1. I can see how an increased reverse bias voltage on a diode in
    a PLL circuit reduces the capacitance C in an LC oscillator and
    so the frequency and how an RC circuit can delay the start and
    extend the finish of a square wave oscillation but the simple
    explanations I have seen of the PLL circuit refer only to the
    change in capacitance of the LC oscillator and so to the change
    in frequency and that this somehow could produce just a change in
    phase.
    What is a good simple but thorough explanation here?
     
  2. If you raise the frequency a little, and then, before you accumulate a
    net cycle, lower it back to where it started, you will have changed
    the phase of the wave. This could happen in a single cycle or over
    some number of cycles.

    Makes no difference whether the oscillator is LC or RC.
     
  3. Baphomet

    Baphomet Guest

    http://www.semiconductors.philips.com/acrobat/applicationnotes/AN177.pdf
     
  4. bubaloo

    bubaloo Guest

    and so the frequency

    Hold on here: increasing reverse bias lowers capacitance, and results in a
    HIGHER output frequency.
     
  5. Roy McCammon

    Roy McCammon Guest

    phase is the integral of frequency

    frequency is the derivative of phase
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-