Connect with us

Graph the output waveform of a MOSFET circuit

Discussion in 'Electronics Homework Help' started by akkex, Jul 21, 2018.

Scroll to continue with content
  1. akkex

    akkex

    2
    0
    Jul 21, 2018
    Hello, I am new in this...

    Here I have to graph the output waveform of the circuit for a square input wave, whose peak-to-peak voltage ensures Q2 is polarized in the ohmic region.
    Suppose Q2 has RDS (on) = 9Ω and Q1 RD = 8kΩ

    please I just need the graph, if someone can simulate in proteus or another simulator and take a photo
    i will apreciate to lot it
     

    Attached Files:

  2. duke37

    duke37

    5,364
    769
    Jan 9, 2011
    What is the circuit intended to do?
    What voltage is needed to turn Q1 and Q2 on.

    A normal fet will turn on with 12V or so on the gate. Assuming Q1 is on, this puts 12V on the gate of Q2, turning that on also. The voltage supply is shorted.

    Turning off Q1 will allow Q2 to turn off giving an unknown voltage output.

    There is little need for a simulation until the circuit does what is intended.
     
  3. akkex

    akkex

    2
    0
    Jul 21, 2018

    The output is a square wave of the same frequency as the input signal but out of phase180º with respect to it, with a maximum voltage of 12 volts and a minimum of 13.5 mV to get the ON

    The purpose of the circuit is to observe how the output is a square wave is offset 180º

    Can you simulate it? I am bad with that
     
  4. duke37

    duke37

    5,364
    769
    Jan 9, 2011
    So am I :)
    But I am too old to learn now.:confused:

    To get the output you want, Q1 should be changed to a resistor or constant current source.

    In any case to simulate the circuit you will need voltage input and fet characteristics, neither of which are specified.
     
  5. hevans1944

    hevans1944 Hop - AC8NS

    4,542
    2,116
    Jun 21, 2012
    This is a really dumb circuit for "explaining" how MOSFETs work.

    With Q2 turned off (gate input voltage is low) there is no conduction path for Q1 source because a load is not specified between Q1 source and ground. Although the gate of Q1 is connected to the drain and to +12 V, this does not in any way specify what the source voltage will be without a conduction path for the source current. With Q2 biased off, there is no conduction path for Q1 source current.

    Rather than trying to "model" this circuit, why don't you grab a pair of FETs, wire them up according to the schematic you posted, attach a dual-channel oscilloscope probe to Q1 source/Q2 drain, attach the other oscilloscope channel to a square-wave generator output applied between Q2 gate and ground, and apply +12 V DC between Q1 drain and common. Then you take a photograph of the oscilloscope screen, after properly adjusting the time base and trigger controls, and post it for all of us to see. Maybe the input impedance of the oscilloscope channels will provide sufficient load to make the circuit actually work as you expect.
     
    Last edited: Jul 21, 2018
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-