J
Jon Slaughter
- Jan 1, 1970
- 0
I imagine an FPGA could make a pretty simple task of deserializing a bit
stream to multiple targets? Basically I want to encode a serial data stream
for multiple IC's to reduce the data rate. The idea is that each ic has a
"state" and I want to modify that state when needed. The state must be sent
to the IC's periodically but fast(they don't have the ability to hold date
and must be refreshed quickly).
The FPGA will hold the states the the different IC's and refresh them... but
I can communicate with the FPGA and modify the different states when needed.
The biggest problem is when I have to completely modify all the states but
I'm pretty sure I can find workarounds and it can be done a bit slower.
The point is that I don't want to have to have separate lines for all the
IC's running to an offboard uC and having to refresh them continuously. The
FGPA would take care of that for me and and the uC can communicate and a
easy and leisurely way with the FGPA using just a 1 wire protocol.
Relatively a piece of cake for an FGPA? (about 50Mhz refresh rate for each
IC which I think can be all be paralleled in the FGPA so it shouldn't be an
issue)
stream to multiple targets? Basically I want to encode a serial data stream
for multiple IC's to reduce the data rate. The idea is that each ic has a
"state" and I want to modify that state when needed. The state must be sent
to the IC's periodically but fast(they don't have the ability to hold date
and must be refreshed quickly).
The FPGA will hold the states the the different IC's and refresh them... but
I can communicate with the FPGA and modify the different states when needed.
The biggest problem is when I have to completely modify all the states but
I'm pretty sure I can find workarounds and it can be done a bit slower.
The point is that I don't want to have to have separate lines for all the
IC's running to an offboard uC and having to refresh them continuously. The
FGPA would take care of that for me and and the uC can communicate and a
easy and leisurely way with the FGPA using just a 1 wire protocol.
Relatively a piece of cake for an FGPA? (about 50Mhz refresh rate for each
IC which I think can be all be paralleled in the FGPA so it shouldn't be an
issue)