Connect with us

data compression algorithms on FPGA

Discussion in 'Electrical Engineering' started by Geronimo Stempovski, May 31, 2007.

Scroll to continue with content
  1. Hi there,

    I'm thinking about implementing some data compression algorithms on an FPGA
    (Xilinx Virtex-II) using VHDL. Because speed and FPGA utilization are very
    important in this respect, I'd like to get some basic idea about complexity
    and achieveable speed before starting.

    Does anyone know about existing FPGA- implementations of

    - Run-Length-Encoding (RLE)

    - RLE with Burrows-Wheeler Transformation (BWT)

    - JBIG

    - Lempel-Ziv LZ77

    and the achieved throughput und device utilization? Maybe some details about
    existing ASIC implementations of the above mentioned methods may also
    help...?

    Thanks in advance.



    Regards Gero
     
  2. thanks for the fast response, what about complexity, i.e. equivalent gate
    count?
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-