Connect with us

D flip flop datasheet

Discussion in 'General Electronics Discussion' started by vead, Jan 9, 2014.

  1. vead

    vead

    473
    14
    Nov 27, 2011
    I have googled and saw datasheet for D flip flop like D flip flop with set and reset positive edge i think it is complete Ic for d flip flop circuit

    now I have googled and saw datasheet for d flip flop verilog code
    that was
    1) D flip flop set with positive edge
    2) D flip flop rest with positive edge
    3) D flip flop with set rest positive edge

    my question is that why d flip flop make different type in verilog while d flip flop make single like D flip flop with set rest positive edge in digital logic
     
  2. (*steve*)

    (*steve*) ¡sǝpodᴉʇuɐ ǝɥʇ ɹɐǝɥd Moderator

    25,218
    2,695
    Jan 21, 2010
    To fully specify the flip-flop you need to know things like the edge that edge sensitive inputs are sensitive to.

    If this is not specified in the verilog code then you'll need to investigate it because each different combination can cause it operate significantly differently in an actual application.
     
  3. vead

    vead

    473
    14
    Nov 27, 2011
    I made hardware with veriolog code for below

    1) D flip flop set with positive edge
    2) D flip flop rest with positive edge

    does it work as hardware
     
  4. Harald Kapp

    Harald Kapp Moderator Moderator

    9,413
    1,925
    Nov 17, 2011
    How are we to know? You haven't even shown your code.
    If the code works in the verilog testbench (simulator), then it should work in hardware, too.
     
  5. (*steve*)

    (*steve*) ¡sǝpodᴉʇuɐ ǝɥʇ ɹɐǝɥd Moderator

    25,218
    2,695
    Jan 21, 2010
    Also note that the edge sensitivity of the clock has not been specified.
     
  6. vead

    vead

    473
    14
    Nov 27, 2011
    ok , simple D flip flop means one clock input data input Q and Q0 then we can set and reset the flip flop now this is complete Ic for d flip flop now we can say " D flip flop with set rest
    in verilog we can write code for D flip flop with set reset

    my question is that why we write code for D flip flop with set or D flip flop with reset while we can write code for D flip flop with set reset
     
  7. (*steve*)

    (*steve*) ¡sǝpodᴉʇuɐ ǝɥʇ ɹɐǝɥd Moderator

    25,218
    2,695
    Jan 21, 2010
    Perhaps if you have to squeeze in as much as you can into limited resources you would not implement features you don't need.

    If you don't need the reset input then why code for it?
     
  8. Harald Kapp

    Harald Kapp Moderator Moderator

    9,413
    1,925
    Nov 17, 2011
    A FlipFlop with set and reset is rather universal. You can always tie the unused input to a fixed potential. A good Verilog compiler will recognize that the input is never used and minimize the logic to eliminate the unused gates.
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-