Connect with us

Conformal Tool in FPGA Full CHip design

Discussion in 'Microcontrollers, Programming and IoT' started by nohj_yar, Jan 16, 2015.

Scroll to continue with content
  1. nohj_yar


    Jan 16, 2015
    HI All! Im a beginner in this forum and currently studying as a MS student. Im studying Cadence COnformal tool to check the equivalence of RTL to gate-level netlist. Now I've done the latter. My question is that is there any possible way to check the formal equivalence of a gate-level netlist or (RTL netlist) versus FULL CHip FPGA netlist?
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day