Connect with us

CMOS inverter dynamic behavior!

Discussion in 'Misc Electronics' started by Francesco, Jun 24, 2006.

Scroll to continue with content
  1. Francesco

    Francesco Guest

    I'm studyng CMOS inverter dynamic behavior, and in my book I read at
    first that the two transistor NMOS and PMOS ohw compose the inverter are
    forbidden or in saturation for all the first half of the logical
    excursion (until the 50%)

    I think that ,for example if at the output I have logic level H (VDD)
    and I turn on the NMOS, it is in saturation until VDS>=VDD-VT (VT is the
    threshold voltage), then it go on linear mode.

    Obviously the same situation for the PMOS in the L-->H excursion.

    What I don't understand?

    Sorry for my english!

    Francesco
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-