Connect with us

clock extraction circuit

Discussion in 'Electronic Design' started by [email protected], Jul 12, 2005.

Scroll to continue with content
  1. Guest

    Hi all,

    I want to implement a clock extraction circuit from data at 300 Mbps.
    What i wanted to know is that is it really feasible in FPGA's( CYCLONE
    II).

    Is any reference design available on clock extraction circiuit.

    Thanks in advance

    Regards,
    Praveen
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-