Connect with us

automatic test pattern generation

Discussion in 'Electronics Homework Help' started by vead, Jun 16, 2014.

Scroll to continue with content
  1. vead

    vead

    473
    14
    Nov 27, 2011
    VLSI device are tested by automatic test equipment that perform verity of test
    VLSI design are automated.
    automatic test pattern generation is design automation process used to find test vector

    I don't understand how the test vector generate automatically. can someone help ?
     
  2. Harald Kapp

    Harald Kapp Moderator Moderator

    11,413
    2,619
    Nov 17, 2011
    vead, davenn and KrisBlueNZ like this.
  3. vead

    vead

    473
    14
    Nov 27, 2011
    I think its software that generate test vector

    ATPG tool like cadence

    ATPG tools checks if the design is capable to perform the test according to the settings, then it generates test vector

    according to statement software is used to determine test vector

    I have done little work on cadence quartus software

    I have written some verilog code for basic gates , flip flop

    BUT I don't understand what is test vector that generate by software ?

    someone can help me
     
  4. Harald Kapp

    Harald Kapp Moderator Moderator

    11,413
    2,619
    Nov 17, 2011
    A test vector is a set of input data to a circuit and the expected output data. It doesn't mattter whether the test vector is generated manually or automatically.
    If the measured output deviates from the expected output, the circuit is faulty.
     
  5. vead

    vead

    473
    14
    Nov 27, 2011
    how does test vector generate manually ?
     
  6. Harald Kapp

    Harald Kapp Moderator Moderator

    11,413
    2,619
    Nov 17, 2011
    by setting up input patterns and simulating the expected output pattern.
     
  7. vead

    vead

    473
    14
    Nov 27, 2011
    built in self test - ability of circuit to test itself
    example memory bist, logic bist

    scan technique used in design for testing
    JTAG controller
    full scan , partial scan

    both scan and bist used additional test circuit for purpose of testing


    I want to know how scan techniques are different from bist process
     
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Electronics Point Logo
Continue to site
Quote of the day

-