Maker Pro
Maker Pro

3T DRAM Cadence design

Design2016

Oct 22, 2016
1
Joined
Oct 22, 2016
Messages
1
Hi.

My question is:

Why High value of signal OUT drop down when signal for read information is logical "1".
The signal OUT drop for about 0.7 V. That is case when is treshold voltage lower (bulk and sours is connected together -mosfet with line of information and write line)-that we need to get higher value of OUT (logical 1).

When I use normal shematic without connecting bulk and sours , OUT signal is not sensitive when is read signal is active.
 

Similar threads

S
Replies
7
Views
1K
John S
J
S
Replies
2
Views
1K
Sky King
S
P
Replies
1
Views
1K
Pierre-François \(f5bqp_pfm\)
P
Top