Please can you help me for this homework?
Size the following circuit so that it achieves a 100 ps delay (50-50) using 0.25 μm devices, while driving a 100 fF load on both differential outputs. (VDD = 2.5V) Assume A, B and their complements are available as inputs. Other data available for NMOS...